(54) Title: LINEARIZATION METHOD AND AMPLIFIER ARRANGEMENT

(57) Abstract

The invention relates to a linearization method and an amplifier arrangement, in which a signal (100) to be amplified is predistorted by utilizing digital predistortion information stored in the memory of a predistortion controller (110). Predistortion means (104, 106) predistort the signal (100) to be amplified in its analogue form, the predistortion is adapted at least to the signal (100) to be amplified, the predistortion information stored in the memory of the controller (110) correspond to the variables of polar coordinates, such as phase and amplitude, and the phase and amplitude of the signal (100) to be amplified are distorted in the predistortion in accordance with the predistortion information located in the memory of the controller (110).

1

LINEARIZATION METHOD AND AMPLIFIER ARRANGEMENT

FIELD OF THE INVENTION

The invention relates to a linearization method in which a signal to be amplified is predistorted by utilizing digital predistortion information stored

5   in a memory.

The invention further relates to an amplifier arrangement comprising predistortion means and a memory in which digital predistortion information is stored.

BACKGROUND OF THE INVENTION

10   The operating range of radio frequency power amplifiers is wider than that of small-signal amplifiers: hence. the power amplifiers are non-linear. For example. a base station in a cellular radio system simultaneously receives and amplifies signals of different frequencies from several terminals. In the prior art solutions, attempts have been made to correct signal distortion

15   caused by power amplifier intermodulation by using feedforwarding or predistortion. In feedforward solutions, two control loops provided with a main amplifier for the actual signal and a distortion amplifier for signal distortion are typically applied. Distortion feedforwarding is here used for correcting the actual signal.

20   In the prior art solution employing predistortion. an estimate is made of the manner in which an amplifier will distort a signal. The signal to be amplified by means of the estimate is predistorted by a distortion transformation opposite to the amplifier distortion. The amplifier then, while amplifying the signal, simultaneously compensates for the predistortion, yielding an undisturbed, so-

25   called linearized signal.

In the prior art solutions, predistortion is performed either analogically or digitally. It is difficult to detect changes in amplifier distortion in analogue predistortion; hence. digital predistortion is more advantageous. It is possible to correct distortion extremely efficiently by digital predistortion. A

30   typical digital predistortion is performed by using lookup tables, which should. in addition, advantageously be updated in order to achieve adaptability since amplifier distortion is affected by temperature. the age of the amplifier and the changes of the signal fed to the amplifier. for example. US 5.049,832. which is incorporated herein by reference, discloses one such solution. In the solution

35   of the publication. predistortion information is stored in a memory in rectangu-

2

lar coordinate form, which aims to reduce the amount of information to be stored, and hence an attempt is made to quicken the adaptability of the solution in changing circumstances.

Typically, a problem of this kind of totally digital predistortion is
5 slowness, however. The current digital signal processing technique enables the bandwidth to range from a few dozen to a maximum of a few hundred kilohertz when complex amplification predistortion is used. Bandwidth is even narrower when polar predistortion is used on account of numerous transformation computations. Furthermore, another problem of digital predistortion is the es-
10 timation of the delay caused by a power amplifier.

BRIEF DESCRIPTION OF THE INVENTION

An object of the invention is thus to provide a method and an arrangement implementing the method so as to solve the above problems. In the invention the slowness of digital predistortion and the poor adaptability to
15 changes of analogue predistortion can be avoided.

This is achieved by a method of the type described in the introduction, which is characterized in that the signal to be amplified is predistorted in its analogue form, the predistortion is adapted to the signal to be amplified, the predistortion information stored in the memory corresponds to the variables of
20 polar coordinates, such as phase and amplitude, and the phase and amplitude of the signal to be amplified are distorted in the predistortion in accordance with the predistortion information.

An amplifier arrangement of the invention, in turn, is characterized in that the predistortion means are arranged to distort a signal to be amplified
25 in its analogue form, a receiver arrangement is arranged to adapt the predistortion to the signal to be amplified, the predistortion information stored in the memory comprises the variables phase and amplitude of polar coordinates, and the predistortion means are arranged to distort the phase and amplitude of the signal in accordance with the predistortion information.

30 Several advantages can be achieved by the method and arrangement of the invention. The time-consuming computational operations of digital predistortion can be replaced by a table lookup. The invention enables polar presentation to be also employed in broadband applications.

3

BRIEF DESCRIPTION OF THE DRAWINGS

The invention is now described in closer detail in connection with the preferred embodiments with reference to the accompanying drawings, in which

5   Figure 1 shows a predistorting amplifier, and

Figure 2 shows a predistortion controller.

DETAILED DESCRIPTION OF THE DRAWINGS

The invention is suited particularly for use in a cellular radio system in a power amplifier of a base station transmitter without being restricted

10   thereto, however.

Figure 1 shows a predistorting amplifier arrangement in accordance with the invention. The arrangement comprises a signal splitter 102, a phase predistorter 104, an amplitude predistorter 106, a power amplifier 108, a distortion controller 110, an attenuator 112, an amplitude distorter 114, a phase

15   distorter 116, delay means 118, a summer 120, a first integrator 122, a first amplifier 124, a first low-pass filter 126, a multiplier 128, a second integrator 130, a second amplifier 132, a second low-pass filter 134, a first high-pass filter 136, and a second high-pass filter 138. The multiplier 128, which is a quadrature demodulator, comprises multiplying means 160, a phase shifter

20   (90°) 162 and a signal splitter 164. The arrangement can further comprise a feedforward amplifier 142 and a summer 144 in which an error signal 176 is subtracted from an outgoing signal 170 to reduce intermodulation distortion. The arrangement operates as described in the following. Let us first examine the non-feedback operation of the amplifier. A signal 100 to be amplified is

25   split in two in the splitter 102. The upper signal propagates further to the predistorting means 104 and 106 in which the phase and amplitude of the signal 100 are changed. The means to change phase and amplitude 104 and 106 distort the phase and amplitude of the signal 100 coming to the amplifier 108 in such a manner that the output of the amplifier 108 is substantially undis-

30   torted.

Let us now take a closer look at the generation of the error signal 176. First, a modulation signal v_m 174 is generated in such a manner that the signal 100 to be amplified propagates through the splitter 102 to the distortion means 114 and 116 which generate the expected value of the signal, where-

35   upon the signal is delayed in the delay means 118. Hence, the delay of the

4

signal 174 corresponds to the delay of the signal 100 to be amplified in the distortion means 104 and 106 and the power amplifier 108. The error signal 176 is generated by subtracting in the summer 120 an output signal 172 attenuated to a level corresponding with the error signal 176 in the attenuator
5   112 from the modulation signal 174.

Let us now examine in closer detail the generation of the expected value of the modulation signal 174. The modulation signal 174 and the error signal 176 are both fed to the quadrature modulator 128 in which a phase control signal 180 and an amplitude control signal 182 are generated by using
10   the quadrature demodulator multipliers 160, the phase shifter 162 and the signal splitters 164 in a known manner. The phase control signal 180 is low-pass filtered in the filter 126, amplified in the amplifier 124 and integrated, in other words effectively averaged, in the integrator 122. The signal 100 to be amplified is distorted in the phase distorting means 116 by a phase control signal
15   186 processed and effectively averaged in this manner. Similarly, the amplitude control signal 182, which is also low-pass filtered in the filter 134, is amplified in the amplifier 132 and integrated, in other words effectively averaged, in the integrator 130. The signal 100 to be amplified is distorted in the amplitude distorting means 114 by an amplitude control signal 184 processed and
20   effectively averaged in this manner. Such distortion which averages phase and amplitude forms the expected value of the signal 100 to be amplified from the modulation signal 174 in the time slot covered by the integrators 122 and 130. In other words, the error signal 176 indicates only the rapid changes of the signal 100 to be amplified, since the slow changes are summed out.
25   The solution of the invention changes phase and amplitude distortion quickly by the means 104 and 106 depending on how much the error signal 176 deviates from the modulation signal 174 which corresponds to the expected value, in other words to the average value, of the signal 100 to be amplified. Hence, the inventive solution is adaptive to changes in circumstances.
30   The adaptability is implemented in such a manner that the phase and amplitude control signals 184 and 186 low-pass filtered by the filters 136 and 138 are fed to the distortion controller 110. These signals and the signal to be amplified are used to select the appropriate predistortion information from the table.
35   Let us now examine in closer detail a selection of predistortion information in accordance with the invention. Figure 2 shows a predistortion

controller 110 comprising a first low-pass filter 200, an A/D converter 202, a first memory 204, a second memory 206, a D/A converter 208, a second low-pass filter 210, a second D/A converter 212 and a third low-pass filter 214. The controller 110 operates in the following manner. The first low-pass filter 200

5 removes rapid changes from a signal 100 to be amplified, whereupon the signal is converted into digital form in the converter 202. The digital signal is directly used to control the memories 204 and 206, the memory 204 controlling phase predistortion and the memory 206 controlling amplitude predistortion. The digital information of phase predistortion is converted into analogue infor-

10 mation in the first D/A converter 208 and filtered by the second low-pass filter 210. Similarly, the digital information of amplitude predistortion is converted into analogue information in the second D/A converter 212 and filtered by the third low-pass filter 214. These analogue control signals control analogue and usually also radio frequency predistortion means 104 and 106 in a known

15 manner to distort phase and amplitude.

Although the polar variables amplitude and phase have been described as separate variables they can, however, be denoted and processed as one variable by using complex presentation and by processing the variables as vectors. Hence, a variable α, $\alpha = g + jp$ can be defined, where j is an

20 imaginary unit and g is amplitude and p is phase. The variable α can also be entered $\alpha = gG + pP$ in accordance with the unit vectors of amplitude G and phase P. The signals 100, 184, 186 applied to the memory 204 and 206 of the distortion controller 110 can be presented in this form, and the two control signals 184 and 186 can thus be replaced by one complex signal which, in turn,

25 can be presented in digital form in a known manner. The memory 204, 206 is preferably a RAM memory comprising several input ports for the signals 100, 184 and 186. The memory 204, 206 is preferably a dual-port RAM memory in which different kind of amplitude and phase predistortion information is stored.

Since the memory 204, 206 is digital, the memory accepts amplitude and phase values formed only at successive points of sampling time.

30 Hence, a new parameter α_{n+1} controlling distortion, which corresponds to the signals 184 and 186 or the signal 100, for example, is generally derived from the preceding parameter α_n by means of the following formula:

35 $$\alpha_{n+1} = \alpha_n - K\Delta E[\,v_e^2\,].$$

6

where E is the expected value operator, α_n is the current parameter used in processing the signal, K is the amplifier coefficient, $\nabla = \dfrac{\partial}{\partial g}\mathbf{G} + \dfrac{\partial}{\partial p}\mathbf{P}$ means the nabla operator by which the vector-form partial derivative of a scalar function with respect to the orthogonal unit vectors **G** and **P** is formed. This

5   partial differentiation, also called a gradient, is often replaced by multiplying a modulation signal 174 v_m and an error signal 176 v_e by one another, whereby $\alpha_{n+1} = \alpha_n - Kv_mv_e$. This multiplying corresponds to the quadrature demodulation in means 120 and the expected value of the original clause is included in the averaging of the modulation signal 174.

10   Although the invention has been described above with reference to the example in accordance with the accompanying drawings, it is obvious that the invention is not restricted thereto but it can be modified in many ways within the scope of the inventive idea disclosed in the attached claims.

7

CLAIMS

1. A linearization method in which a signal (100) to be amplified is predistorted by utilizing digital predistortion information stored in a memory (202, 204), **c h a r a c t e r i z e d** in that the signal (100) to be amplified is

5   predistorted in its analogue form, the predistortion is adapted to the signal (100) to be amplified, the predistortion information stored in the memory (202, 204) corresponds to the variables of polar coordinates, such as phase and amplitude, and the phase and amplitude of the signal (100) to be amplified are distorted in the predistortion in accordance with the predistortion information.

10   2. A method as claimed in claim 1, **c h a r a c t e r i z e d** in that the predistortion is adapted to the signal (100) to be amplified in such a manner that the memory (202, 204) comprising the stored digital predistortion information is controlled by using the signal (100) to be amplified in such a manner that the signal (100) to be amplified is converted into digital form before the

15   control of the memory (202, 204).

3. A method as claimed in claim 1, **c h a r a c t e r i z e d** in that a modulation signal (174) is generated as an expected value of the signal (100) to be amplified, and an error signal (176) between the amplified signal (172) and the modulation signal (174), the modulation signal (174) and the error sig-

20   nal (176) are quadrature-modulated for generating a distortion control signal (180, 182), and

the predistortion is adapted to the signal (100) to be amplified in such a manner that the memory (202, 204) is controlled by using the signal (100) to be amplified and, in addition, the distortion control signal (180, 182) in

25   such a manner that also the control signal (180, 182) is converted into digital form before controlling the memory (202, 204).

4. A method as claimed in claim 2, **c h a r a c t e r i z e d** in that the predistortion information is stored in a lookup table memory comprising a multi-input port.

30   5. A method as claimed in claim 1, **c h a r a c t e r i z e d** in that predistortion means (104, 106) are analogue, whereby the predistortion information supplied from the memory (202, 204) to control the predistortion means (104, 106) is converted into analogue information.

6. An amplifier arrangement comprising predistortion means (104

35   and 106) and a memory (202 and 204) in which digital predistortion informa-

8

tion is stored, **c h a r a c t e r i z e d** in that the predistortion means (104 and 106) are arranged to distort a signal (100) to be amplified in its analogue form, a receiver arrangement is arranged to adapt the predistortion to the signal to be amplified, the predistortion information stored in the memory (202, 204)

5   comprises the variables phase and amplitude of polar coordinates, and the predistortion means are arranged to distort the phase and amplitude of the signal in accordance with the predistortion information.

7. An amplifier arrangement as claimed in claim 6, **c h a r a c -
t e r i z e d** in that the predistortion means (104 and 106) are arranged to

10   adapt the predistortion to the signal (100) to be amplified in such a manner that an analogue/digital converter (202) converts the signal (100) to be ampli-fied into digital form, and after the conversion the digital signal (100) is ar-ranged to control the memory (202, 204) comprising the stored digital predis-tortion information.

15   8. An amplifier arrangement as claimed in claim 6, **c h a r a c -
t e r i z e d** in that the amplifier arrangement is arranged to generate an error signal (176) between a modulation signal (174) and an output signal (172) of the modulation signal (174) as an expected value of the signal (100) to be am-plified,

20   a quadrature demodulator (120) is arranged to demodulate the modulation signal (174) and the error signal (176) for generating a control sig-nal (180, 182), and

the predistortion means (104 and 106) are arranged to adapt the predistortion to the signal (100) to be amplified and, in addition, to the control

25   signal (180, 182) in such a manner that an analogue/digital converter (203) is arranged to convert the control signal (180, 182) into digital form and after the conversion, the control signal is arranged also to control the memory (202, 204) comprising the stored digital predistortion information.

9. An amplifier arrangement as claimed in claim 6, **c h a r a c -

30   t e r i z e d** in that the predistortion information is stored in a lookup table memory comprising a multi-input port.

10. An amplifier arrangement as claimed in claim 6, **c h a r a c -
t e r i z e d** in that the predistortion means (104 and 106) are analogue, and digital/analogue converters (208, 212) are arranged to convert the predistor-

35   tion information supplied from the memory (202, 204) and intended to control the predistortion means (104 and 106) into analogue information.

Fig. 1

Fig. 2

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H03F 1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H03F, H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 4462001 A (HENRI GIRARD), 24 July 1984 (24.07.84), column 3, line 3 - line 16, figure 1, abstract	1-2,4-7,9-10
Y	US 5570063 A (JOHN A. EISENBERG), 29 October 1996 (29.10.96), column 2, line 42 - line 51; column 2, line 58 - line 65; column 5, line 5 - line 12, figure 2, abstract	1-2,4-7,9-10
A	US 4291277 A (ROBERT C. DAVIS ET AL), 22 Sept 1981 (22.09.81), see whole document	3,8

[X] Further documents are listed in the continuation of Box C. [X] See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
29 March 1999	3 0 -03- 1999
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. + 46 8 666 02 86	Authorized officer Bo Gustavsson Telephone No. + 46 8 782 25 00

Form PCT/ISA/210 (second sheet) (July 1992)

C (Continuation).   DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	WO 9812800 A1 (SPECTRIAN), 26 March 1998 (26.03.98), figures 1,3, abstract	1-10

INTERNATIONAL SEARCH REPORT

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4462001 A	24/07/84	CA 1184980 A	02/04/85
US 5570063 A	29/10/96	NONE	
US 4291277 A	22/09/81	NONE	
WO 9812800 A1	26/03/98	NONE	